him411/gl-infra-builder-FUjr
1
0
Fork 0
mirror of https://github.com/FUjr/gl-infra-builder.git synced 2025-12-16 09:10:02 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

patches-19.x: fix mt7530 reset

Browse Source 
Signed-off-by: Jianhui Zhao <jianhui.zhao@gl-inet.com>
This commit is contained in:
Jianhui Zhao 2021-08-27 19:05:01 +08:00
parent b56f4ac93f
commit 3c428c0b3c
1 changed files with 5 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

19
patches-19.x/0012-ramips-fix-reset-for-mt7530.patch
View File

@ -29,27 +29,18 @@ index 5216cb5c66..61dfa98e85 100644
return 0;
}
@@ -637,6 +640,26 @@ mt7530_apply_config(struct switch_dev *dev)
@@ -637,6 +640,17 @@ mt7530_apply_config(struct switch_dev *dev)
mt7530_w32(priv, REG_ESW_PORT_PPBV1(i), val);
}
+ if (priv->reset) {
+ priv->reset = 0;
+
+ /* turn off all PHYs */
+ /* reset all PHYs */
+ for (i = 0; i <= 4; i++) {
+ u32 val = mdiobus_read(priv->bus, i, 0x0);
+ val |= BIT(11);
+ mdiobus_write(priv->bus, i, 0x0, val);
+ }
+
+ usleep_range(10, 20);
+
+ /* turn on all PHYs */
+ for (i = 0; i <= 4; i++) {
+ u32 val = mdiobus_read(priv->bus, i, 0);
+ val &= ~BIT(11);
+ mdiobus_write(priv->bus, i, 0, val);
+ u32 val = mdiobus_read(priv->bus, i, MII_BMCR);
+ val |= BMCR_RESET;
+ mdiobus_write(priv->bus, i, MII_BMCR, val);
+ }
+ }
+