mirror of
https://github.com/Heleguo/lede.git
synced 2025-12-18 03:41:30 +00:00
New stm32 target introduces support for stm32mp1 based devices. For now it includes an initial support of the STM32MP135F-DK device. The specifications bellow only list supported features. Specifications -------------- SOC: STM32MP135FAF7 RAM: 512 MiB Storage: SD Card Ethernet: 2x 100 Mbps Wireless: 2.4GHz Cypress CYW43455 (802.11b/g/n) LEDs: Heartbeat (Blue) Buttons: 1x Reset, 1x User (USER2) USB: 4x 2.0 Type-A Signed-off-by: Thomas Richard <thomas.richard@bootlin.com> Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
52 lines
1.2 KiB
Diff
52 lines
1.2 KiB
Diff
From 33573ea6842198cfdb5b3fdd320db9e2045855e9 Mon Sep 17 00:00:00 2001
|
|
From: Valentin Caron <valentin.caron@foss.st.com>
|
|
Date: Wed, 11 Dec 2024 11:20:04 +0100
|
|
Subject: [PATCH] fix(stm32mp1-fdts): re-enable RTC clock
|
|
|
|
On STM32MP15 ST boards, RTC clock configuration by OPTEE is not ready
|
|
yet. Re-enable it temporary to get LSE as clock source of RTC.
|
|
|
|
Signed-off-by: Valentin Caron <valentin.caron@foss.st.com>
|
|
Change-Id: Ib6071229552e456faffb4fdfc8db9808140d54a7
|
|
---
|
|
fdts/stm32mp157c-ed1.dts | 2 ++
|
|
fdts/stm32mp15xx-dkx.dtsi | 2 ++
|
|
2 files changed, 4 insertions(+)
|
|
|
|
--- a/fdts/stm32mp157c-ed1.dts
|
|
+++ b/fdts/stm32mp157c-ed1.dts
|
|
@@ -194,6 +194,7 @@
|
|
CLK_MPU_PLL1P
|
|
CLK_AXI_PLL2P
|
|
CLK_MCU_PLL3P
|
|
+ CLK_RTC_LSE
|
|
CLK_MCO1_DISABLED
|
|
CLK_MCO2_DISABLED
|
|
CLK_CKPER_HSE
|
|
@@ -242,6 +243,7 @@
|
|
DIV(DIV_APB3, 1)
|
|
DIV(DIV_APB4, 1)
|
|
DIV(DIV_APB5, 2)
|
|
+ DIV(DIV_RTC, 23)
|
|
DIV(DIV_MCO1, 0)
|
|
DIV(DIV_MCO2, 0)
|
|
>;
|
|
--- a/fdts/stm32mp15xx-dkx.dtsi
|
|
+++ b/fdts/stm32mp15xx-dkx.dtsi
|
|
@@ -198,6 +198,7 @@
|
|
CLK_MPU_PLL1P
|
|
CLK_AXI_PLL2P
|
|
CLK_MCU_PLL3P
|
|
+ CLK_RTC_LSE
|
|
CLK_MCO1_DISABLED
|
|
CLK_MCO2_DISABLED
|
|
CLK_CKPER_HSE
|
|
@@ -246,6 +247,7 @@
|
|
DIV(DIV_APB3, 1)
|
|
DIV(DIV_APB4, 1)
|
|
DIV(DIV_APB5, 2)
|
|
+ DIV(DIV_RTC, 23)
|
|
DIV(DIV_MCO1, 0)
|
|
DIV(DIV_MCO2, 0)
|
|
>;
|