mirror of
https://github.com/hzyitc/openwrt-redmi-ax3000.git
synced 2025-12-16 16:31:57 +00:00
95 lines
2.6 KiB
Diff
95 lines
2.6 KiB
Diff
From c224630bf98c2870e7425eb43a5a965e81a01d32 Mon Sep 17 00:00:00 2001
|
|
From: hzy <hzyitc@outlook.com>
|
|
Date: Tue, 14 Mar 2023 17:06:40 +0000
|
|
Subject: [PATCH 2/4] clk: qcom: apss-ipq-pll: add support for IPQ5018
|
|
|
|
Signed-off-by: hzy <hzyitc@outlook.com>
|
|
---
|
|
drivers/clk/qcom/apss-ipq-pll.c | 49 +++++++++++++++++++++++++++++++++
|
|
1 file changed, 49 insertions(+)
|
|
|
|
diff --git a/drivers/clk/qcom/apss-ipq-pll.c b/drivers/clk/qcom/apss-ipq-pll.c
|
|
index 720df770e79b..97d6acb0c6b0 100644
|
|
--- a/drivers/clk/qcom/apss-ipq-pll.c
|
|
+++ b/drivers/clk/qcom/apss-ipq-pll.c
|
|
@@ -24,6 +24,17 @@ static const u8 ipq_pll_offsets[][PLL_OFF_MAX_REGS] = {
|
|
[PLL_OFF_TEST_CTL] = 0x30,
|
|
[PLL_OFF_TEST_CTL_U] = 0x34,
|
|
},
|
|
+ [CLK_ALPHA_PLL_TYPE_STROMER] = {
|
|
+ [PLL_OFF_L_VAL] = 0x08,
|
|
+ [PLL_OFF_ALPHA_VAL] = 0x10,
|
|
+ [PLL_OFF_ALPHA_VAL_U] = 0x14,
|
|
+ [PLL_OFF_USER_CTL] = 0x18,
|
|
+ [PLL_OFF_USER_CTL_U] = 0x1c,
|
|
+ [PLL_OFF_CONFIG_CTL] = 0x20,
|
|
+ [PLL_OFF_STATUS] = 0x28,
|
|
+ [PLL_OFF_TEST_CTL] = 0x30,
|
|
+ [PLL_OFF_TEST_CTL_U] = 0x34,
|
|
+ },
|
|
};
|
|
|
|
static struct clk_alpha_pll ipq_pll_huayra = {
|
|
@@ -44,6 +55,38 @@ static struct clk_alpha_pll ipq_pll_huayra = {
|
|
},
|
|
};
|
|
|
|
+static struct clk_alpha_pll ipq_pll_stromer = {
|
|
+ .offset = 0x0,
|
|
+ .regs = ipq_pll_offsets[CLK_ALPHA_PLL_TYPE_STROMER],
|
|
+ // .flags = SUPPORTS_DYNAMIC_UPDATE,
|
|
+ .clkr = {
|
|
+ .enable_reg = 0x0,
|
|
+ .enable_mask = BIT(0),
|
|
+ .hw.init = &(struct clk_init_data){
|
|
+ .name = "a53pll",
|
|
+ .parent_data = &(const struct clk_parent_data) {
|
|
+ .fw_name = "xo",
|
|
+ },
|
|
+ .num_parents = 1,
|
|
+ .ops = &clk_alpha_pll_stromer_ops,
|
|
+ },
|
|
+ },
|
|
+};
|
|
+
|
|
+static const struct alpha_pll_config ipq5018_pll_config = {
|
|
+ .l = 0x36,
|
|
+ .config_ctl_val = 0x4001075b,
|
|
+ .alpha_en_mask = BIT(24),
|
|
+ .early_output_mask = BIT(3),
|
|
+ .aux_output_mask = BIT(1),
|
|
+ .main_output_mask = BIT(0),
|
|
+ .status_reg_mask = GENMASK(10, 8),
|
|
+ .status_reg_val = 0x3,
|
|
+ .lock_det = BIT(2),
|
|
+ .test_ctl_val = 0x00000000,
|
|
+ .test_ctl_hi_val = 0x00400003,
|
|
+};
|
|
+
|
|
static const struct alpha_pll_config ipq6018_pll_config = {
|
|
.l = 0x37,
|
|
.config_ctl_val = 0x04141200,
|
|
@@ -57,6 +100,11 @@ struct apss_pll_data {
|
|
const struct alpha_pll_config *pll_config;
|
|
};
|
|
|
|
+static struct apss_pll_data ipq5018_pll_data = {
|
|
+ .pll = &ipq_pll_stromer,
|
|
+ .pll_config = &ipq5018_pll_config,
|
|
+};
|
|
+
|
|
static struct apss_pll_data ipq6018_pll_data = {
|
|
.pll = &ipq_pll_huayra,
|
|
.pll_config = &ipq6018_pll_config,
|
|
@@ -101,6 +149,7 @@ static int apss_ipq_pll_probe(struct platform_device *pdev)
|
|
}
|
|
|
|
static const struct of_device_id apss_ipq_pll_match_table[] = {
|
|
+ { .compatible = "qcom,ipq5018-a53pll", .data = &ipq5018_pll_data },
|
|
{ .compatible = "qcom,ipq6018-a53pll", .data = &ipq6018_pll_data },
|
|
{ }
|
|
};
|
|
--
|
|
2.25.1
|
|
|